


Power Input



2.4GHz matching network path
 - All components must have SRP >=8.1GHz
 - Please use 0201
 - 50 OHM trace along entire path
 (if the trace is not 50ohm, the matching will change)



VDDQ connect 3.3V when efuse programming

Test Point or Header for access to debug pins

Chip_en Can be connected to VBAT directly through a series 1K resistor

C19 and R2 no installation required when ADC_IN is not used


All supply decoupling caps at 6.3V or more

Place C7 close to VDD-RF-2G4
 Place C8 close to VDDIO1
 Place C9 close to VDDIO2

Wake circuit, please use high level to trigger

Place Y1 close to Pin46 and Pin47
 Load Capacitance<=8pf.
 C16 & C17 can be DNI

Place Y2 close to Pin26 and Pin27,
 For the peripheral application,
 you can DNI 32K crystal(No high-precision clock request)
 Load Capacitance<=8pf.
 C18 & C20 can be DNI



Title		
IN610/IN610L/IN612L-Q1_Ref_Design		
Size	Document Number	Rev
Custom	P17092018001	01
Date:	Sunday, June 07, 2020	Sheet 1 of 1